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Low powerThis paper presents a third order continuous time current mode RD modulator for WLAN
802.11b standard applications. The proposed circuit utilized feedback architecture with
scaled and optimized DAC coefﬁcients. At circuit level, we propose a modiﬁed cascade
current mirror integrator with reduced input impedance which results in more bandwidth
and linearity and hence improves the dynamic range. Also, a very fast and precise novel
dynamic latch based current comparator is introduced with low power consumption. This
ultra fast comparator facilitates increasing the sampling rate toward GHz frequencies. The
modulator exhibits dynamic range of more than 60 dB for 20 MHz signal bandwidth and
OSR of 10 while consuming only 914 lW from 1.8 V power supply. The FoM of the
modulator is calculated from two different methods, and excellent performance is achieved
for proposed modulator.
ª 2013 Production and hosting by Elsevier B.V. on behalf of Cairo University.Introduction
Today, according to progressive extension of digital system
applications and abilities, digitizing the environmental analog
world is more essential, especially in higher speeds and resolu-
tions. Due to their capabilities to achieve high resolutions with
a simple comparator, RD modulators are the case of interest.
Because of their intrinsic oversampling, design of anti-aliasing
ﬁlter is become more relaxed in RD modulators and also thesize of required capacitances is reduced [1]. RD Modulators
are now trends to cover not only audio [2] and biomedical
[3] applications, but also growing through wireless applications
such as WLAN, WCDMA, and GSM [4]. These applications
require high speed modulators with high speed performance,
i.e., wide bandwidth. For example, the required bandwidth
for WLAN application is as wide as 20 MHz which the maxi-
mum Over Sampling Rate (OSR) is limited by the CMOS pro-
cess restrictions.
Continuous Time RD Modulators (CTRDM) have been at-
tained interesting performances in low power [5] and high
speed [6] applications. The required bandwidth for CTRDM’s
building blocks is more relaxed in comparison with switched
capacitor techniques which results a signiﬁcant reduction in
their consumed power. Also, CTRDM requires much simpler
anti-aliasing circuits [2]. RD modulators are designed by
switched capacitor techniques and mostly by voltage mode cir-
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hence decreasing the power supply and voltage headroom,
these techniques have encountered with several problems in re-
cent years.
Instead, current mode techniques can be suitable alterna-
tives for switched capacitor circuits because of their less sensi-
tivity to voltage headroom. The other beneﬁts of current mode
circuits over their voltage mode counterparts are smaller prop-
agation delay and therefore more speed, compatibility with
smaller feature sizes, less sensitivity to electrostatic discharge,
suitability for sensors and electrodes, and no need for linear
capacitances which are very difﬁcult to be implemented in
the state-of-the-art digital VLSI technology.
One of the most traditional circuit blocks for implementing
of continuous time current mode integrators is current mirror.
Because the current output of other circuits, e.g., current con-
veyors or OTAs, cannot be shared simply with other circuits,
multiple outputs may be required for constructing a ﬁlter.
But, it is obtained very simply by making as very replica cir-
cuits as need by current mirror circuits [7]. This paper proposes
a current sharing technique to improve the bandwidth of the
current mirror based integrator which also results a much sim-
pler biasing circuitry for the integrator. Also, a novel compar-
ator is introduced based on dynamic latches.
The paper is organized as follows: in Section 2, system
design and scaling are described. Section 3 introduces circuit
implementation of modulator’s building blocks. Section 4
gives the simulation results followed by a conclusion in
Section 5.
Methodology
System level design
A traditional solution for system level design of CTRDM prob-
lem is starts from equivalent discrete time system and then con-
verting the attained characteristics to their continuous time
counterparts by impulse invariant transform [8]. Feedback
structure is used for more stability, no need for fast and precise
current adders and having no out-of-band peaking in its signal
transfer function. Since the system is designed for WLAN
standard, it is required at least 7 bits of resolution (43 dB of
Dynamic Range (DR)) and 20 MHz of Bandwidth (BW) [9].
For the deﬁned characteristics, the required OSR could be cal-
culated from Eq. (1):
OSR ¼
2
3
DR p2L
ð2Lþ 1Þð2N  1Þ2
 ! 1
2Lþ1
ð1Þ
where L is the order of the modulator and N is the number of
quantizer’s bits. Considering N ” 1 (monobit quantizer), one
could sketch a diagram for DR versus L and OSR as shown
in Fig. 1.
It can be seen from Fig. 1 that, for second order modulator,
the required OSR is more than 16. This OSR could be achieved
by a sampling rate as much as 640 MHz which is hardly attain-
able by 0.18 lm standard CMOS process. Hence, choosing of
the third order modulator is more reasonable which requires
OSR of 10 and therefore the sampling rate of 400 MHz, amuch simpler value to be achieved. Fig. 2 illustrates the system
schematic of the feedback formed third order RD modulator.
The Noise Transfer Function (NTF) of such a system could
be calculated by Scheirer toolbox as follows:
NTFðzÞ ¼ ðz 1Þ
3
ðz 0:6694Þðz2  1:531zþ 0:6639Þ
 !
ð2Þ
The desired continuous time system is achieved by transform-
ing the attained NTF from discrete time system by impulse
invariant technique to its continuous time equivalence and
equalizing it with the resulting NTF from continuous time
block diagram, which itself could be calculated from standard
signal ﬂow-graph techniques such as Mason method. The
method is completely described by Ortmanns and Gerfers [8].
The equivalent continuous time transfer function is:
NTFðsÞ ¼ sðs 0:3184Þðsþ 0:121Þðsþ 0:4014Þðs2 þ 0:4096sþ 0:1644Þ ð3Þ
As the results, system coefﬁcients are calculated. After deﬁning
coefﬁcients, the system is scaled to achieve suitable levels for
integrators and quantizer. Power spectrum density and dy-
namic range diagrams are illustrated in Figs. 3 and 4, respec-
tively. The system exhibits 68 dB of dynamic range and
61 dB of maximum SNDR for Over Sampling Ratio (OSR)
of 10 and bandwidth of 20 MHz compatible with WLAN stan-
dard. Now, the system is ready to be implemented by transis-
tor circuits.
Circuit level design
Subsequent to system design and optimization, modulator’s
building blocks must be implemented in circuit level. All circuit
blocks are implemented in 0.18 lm standard CMOS technol-
ogy. The modulator is comprised of three major building
blocks as follows:
Integrator
The most important building block of the RD modulator is the
integrator. Fig. 5 illustrates a simple current mirror continuous
time integrator. Neglecting the output impedance of transis-
tors and parasitic capacitances and assuming identical transis-
tors, circuit transfer function can be obtained from:
iop  ion
iip  iin ¼
gm
Cs
ð4Þ
which determines the continuous time integrating operation of
the circuit. From CTRDM theory [11], the below conditions
must be satisﬁed;
gm
C
¼ 1
T
ð5Þ
where T is the sampling period. The more precise transfer
function of the circuit, by considering ro and Cgd, is [12]
iop  ion
iip  iin ¼ A0
1 s
z1
1þ s
p1
ð6Þ
where z1 is the zero of the circuit and given by
z1 ¼ gm  gds
2Cgd
ð7Þ
Fig. 1 Dynamic range diagram of monobit Sigma–Delta modulators versus the modulator order and OSR.
Fig. 2 The system of proposed modulator.
Fig. 3 PSD of the system of Fig. 2.
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p1 ¼
2gds
Cþ 4Cgd ð8Þ
A0 ¼ gm  gds
2gds
ð9Þ
As a rule of thumb, DC gain must be equal with or more than
the OSR [13]. The desired values for achieving a modulator
with 20 MHz bandwidth and 400 MHz sampling rate are:
A0 P OSR! A0 P 10 ð10Þ
Integrating capacitance, C, is deﬁned by technological and lay-
out considerations and chosen to be 0.5 pF. By neglecting Cgd
in comparison with C and choosing the system pole to be smal-
ler than 100 KHz satisfying WLAN standard criterion, gds be-come less than 100 nS which is translates to 10 MX of output
resistance. This huge amount of output resistance may not
realizable by a single stage current mirror and employing of
cascade structure is inevitable. For achieving the desired DC
gain, A0 must satisﬁes Eq. (10) and hence gm > 15gds. This
could be attained by cascade structure with low biasing cur-
rent. Eq. (5) implies that the integrator gain (gm/C) must be
greater than the sampling frequency (e.g., 4 · 108 here), and
hence, gm must be greater than 200 lS.
One of the most important problems of cascade structures
is their biasing circuit complexities. Such circuits need three
different bias sources, in addition to the supply source, for
proper working which may be difﬁcult to be achieved precisely.
In this paper, the cascade circuit is conﬁgured to reduce the
number of required bias sources to two. Also, by suitable de-
sign of transistor sizes, in addition to satisfying all mentioned
Fig. 4 The dynamic range of system of Fig. 2.
Fig. 5 A simple current mirror integrator introduced by Aboushady et al. [10].
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number of biasing sources reduced to one which implies the ex-
tremely simple biasing circuit.
A notable characteristic of current mode circuits, which is
completely in contrary with their voltage mode counterparts,
is their input and output resistances. In addition to loading ef-
fects considerations, input resistance should be as low as pos-
sible to enhance the integrator dynamic range and bandwidth.
Increasing the dynamic range as the result of decreasing the in-
put resistance is justiﬁed by this fact that when a speciﬁc cur-
rent inputs the circuit, causes lower variations in the voltage of
input node. If these variations are large, the voltage of input
node may reach to one of its two extremes (cutting off the in-
put transistors and/or pushing them toward triode region),
which degrades the operation of the circuit. Therefore, the
smaller the input resistance, the larger the input current need
to conveys the circuit to its extremes. This fact is implying that
the smaller the input resistance, the larger the attained dy-
namic range. Also, decreasing the input resistance far the high-
er frequency pole of the integrator to much higher frequencies
and hence increase the bandwidth of the integrator.
The proposed integrator is realized by a modiﬁed current
mirror circuit that drives the integrating capacitors. This meth-
od reduces the input resistance of cascade current mirror inte-grator by diode connecting of cross-connected load PMOS
transistors (M55 and M66) as illustrated in Fig. 6. By this tech-
nique, the input resistance becomes:
Rin  1
gmN
jj 1
gmP
 1
2gm
ð11Þ
This is equal to the half of input resistance of traditional
cascade current mirror integrators. This approach generates
a fast signal path and increases the integrating bandwidth
through several GHz which is completely appropriate for high
speed and low power applications.
DAC
The DAC has a return-to-zero (RZ) structure which results
preventing from large errors in consequence of continuously
injection of the current. A monobit DAC is employed for ideal
linearity (Fig. 7). The switching transistors (Mdf1, Mdf4 and
Mdf2, Mdf3) work inversely according to the incoming differ-
ential signals from the comparator. This structure could push/
pull the current into/from the integrator and produce a proper
negative feedback. Nevertheless, this circuit has its own non-
idealities such as spiking response and switching problems.
Fortunately, these non-idealities are effectively smoothed at
the input node of integrator due to low resistance path which
Fig. 6 The proposed integrator schematics.
Fig. 7 The accomplished return-to-zero DAC.
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considerable effects on normal operation of the integrator
and its linear work.
Comparator
The quantizer is based on positive feedback cross-coupled
latch [12]. Transistors MC7 and MC8 perform sampling. When
the input differential signals applied to the drains of MC3 and
MC4, due to the difference between them, regeneration accom-
plished and the comparator rapidly converges to one of its sta-
ble Equilibria. There is a problem encountered with
convergence of this type of comparators; if the difference be-
tween the input signals be not large enough, the comparator
remains at its unstable equilibrium (i.e., metastable point), that
is, a value between its two stable points. The smallest perturba-
tion, which moves the state of the comparator toward of its
stable Equilibria, determines the comparator resolution.
One of the most important characteristics of high speed
comparators is their propagation delay that is prominent for
high speed applications. Dynamical latch comparators havebeen experienced extensively in both voltage and current mode
circuits. Although dynamical latch based comparators achieve
very high speed and low propagation delays in voltage mode
circuits, as low as 50 ps [14], their current mode counterparts
do not exhibit good propagation delay performances [15].
Propagation delay determines the maximum clock frequency
by the following rule: Max fclock = 0.3/(propagation delay)
[16].
Dynamical analysis of the latch based comparator could be
instructional. As mentioned, dynamical latch is a dynamical
system with three Equilibria. The stable Equilibria are related
to two decision states, and the unstable one is related to reset-
ting state which should be forced (here by the clock signal) to
remain in its position (like a reverse pendulum). When that
force removed, sufﬁciently strong perturbations or incoming
signals can move the state of the system from that unstable
equilibrium to one of those stable Equilibria according to
the direction of applied perturbation. The required transition
time for that movement is translated to propagation delay.
Hence, the transient behavior of the latch is achievable by a
simple one-dimensional dynamical analysis. By the analysis
of the latch and considering the latch as two back-to-back cou-
pled negative ampliﬁers, the below relation is achieved:
voutðtÞ ¼
Yðt=dtÞ1
i¼0
Aðt idtÞ
 !
v0 ð12Þ
where vout(t) is the output of each inverter at time t, A(t  idt)
is the gain of the ampliﬁer, dt is the requiring time for inverters
to response, and v0 is the initial voltage of the ampliﬁer.
Decreasing the propagation delay demands to rapidly increas-
ing the vout(t), which could be done by increasing A and/or v0
and/or decreasing dt. Increasing A and decreasing dt require
more power consumption, and hence, the only remaining solu-
tion for low power applications is increasing the initial value of
input voltage at input of the comparator.
Just before the starting of the regeneration, the input resis-
tance of the comparator is equal with the half of output
Fig. 8 Schematic of proposed high speed current comparator.
Fig. 9 The fully differential continuous time current mode current mirror RD modulator.
Fig. 10 Out-of-band noise shaping of the circuit of Fig. 9.
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ing current into the comparator because the output stage of the
integrator connects to this high impedance point andmay not be
able to push all of its current to the comparator. A current buffer
circuit with low input and high output impedances couldimprove the performance of both integrator (by preventing
the returning the current of the output stage of the integrator
back to the integrator circuit and saturate its transistors) and
comparator (by providing a very high output impedance which
is able to steer all of its current into the comparator). Therefore,
Fig. 11 In-band noise shaping of the circuit of Fig. 9.
Fig. 12 The dynamic range schema of the circuit of Fig. 9.
Table 1 Comparison between the proposed modulator with some works in the literature.
Ref. SNDR (dB) DR (dB) BW (KHz) OSR Power (mW) Arch. FoMSNDR (pJ) FoMDR (dB)
[3] 68 70 4 125 0.4 second order 24.35 140
[4] 73 75 1250 32 12.74 2-1 1.39 154.91
[5] 82 86 100 65 1.8 fourth order 0.874 163.44
[19] 65 50 5000 50 28 ﬁrst order 1.926 132.51
[20] 57 62 0.4 125 0.08 second order 172.8 128.99
[21] 79 81 100 130 5 third order 3.432 154.01
[22] 60.96 74 10000 35.8 31 third order 1.698 159.08
[23] 47.7 54.3 1000 30 1 third order 2.522 144.3
This work 56 60.7 20000 10 0.914 third order 0.004 164.1
Design of an ultra low power 373this circuit increases the initial voltage of the regenerative com-
parator and hence according to Eq. (12) decreases the propaga-
tion delay of the comparator. Fig. 8 illustrates the proposed
comparator and its transient response. All of its Equilibria are
notiﬁed in the transient analysis. It can be seen that the transient
response of the comparator slows down near the unstable equi-
librium. This phenomenon is as the result of a bifurcation point
around the location of unstable equilibrium (like the unstable
equilibrium of the reverse pendulum). Existence of that
metastable point is one of the most important sources of thepropagation delay in the dynamic latch based comparators.
The proposed comparator exhibits about 200 ps of propagation
delay for 100 nA of input signal. As mentioned, this delay is
short enough for the comparator to handle as fast sampling rate
as 1.5 G sample/s.
The dominant source of offset in the latch is the dynamic
offset as the result of mismatch between MC1,2, and MC3,4
and MC5,6. But, input referred offset of this part is get divided
by the gain of preampliﬁer (current to voltage convertor). The
same procedure is occurred for kickback as well. In addition,
374 K. Behzadi and M. BaghelaniMC1,2 and MC3,4 offsets are divided by the voltage gain of latch
itself which reduce the input referred offset more.
Fig. 9 illustrates the whole modulator’s circuit. As shown,
the modulator is implemented by a relatively simple circuit
which is a notable characteristic of the current mode circuits.
Results and discussion
The simulation results of this third order RD modulator have
been executed for a sampling frequency of 400 MHz and over-
sampling ratio (OSR) of 10 with a signal bandwidth of
20 MHz. The voltage sources of 1.8 V (as the power supply)
and 1 V (for biasing circuitry) are employed where the overall
consumed power from 1.8 V power supply is about 610 lW
which mentioned an ultra low power modulator.
Figs. 10 and 11 show the in-band and out-of-band power
spectrum density, respectively, and show the third order noise
shaping. Fig. 12 sketches the SNDR versus input signal level
and denotes the maximum SNDR of 56 and dynamic range
of 60.7 dB which are excellent for a third order system with
monobit quantizer and that low OSR and is completely satisfy
WLAN standard requirements.
One of the traditional touchstones for comparing RDMs is
the consumed energy per cycle denoted as Figure of Merit
(FoM). The FoMSNDR of RDMs is described as [17]:
FoMSNDR ¼ Consumed Power
2 BW 2ENoB ð13Þ
where ENoB is the effective number of bits and calculated by:
ENoB ¼ SNDR 1:76
6:02
ð14Þ
Also, another method for calculating of FoM is proposed by
Schreier and Temes [18] based on dynamic range as follows:
FoMDR ¼ Dynamic RangeðdBÞ þ 10log10
BW
P
 
ð15Þ
The calculated FoM from Eq. (13) is expressed mostly on pJ. It
is obvious that the less FoM, the better performance achieved
for the modulator. On the other hand, the calculated FoM
from Eq. (15) is in dB and its larger values are better.
Table 1 compares the performance of the proposed circuit
with the literature. It can be seen that the proposed circuit
has an excellent performance in the FoM point of view for
both calculations.
Conclusions
Third order fully differential continuous time current mode RD
modulator have been designed and simulated in 0.18 lm stan-
dard CMOS technology. By decreasing the input resistance, an
integrator with very wide band and proper dynamic range has
been achieved. By special design and conﬁguration of the cas-
cade structure, the biasing circuit became very simple and re-
duced to just one biasing source. A very fast current
comparator is proposed with the ability to work in GHz sam-
pling rates and low power consumption. The SNDR of the
proposed circuit was about 56 dB and its dynamic range was
60.7 dB for signal bandwidth of 20 MHz by OSR of 10 and
sampling frequency of 400 MHz. The proposed circuit exhibitsexcellent FoM for two different criteria in comparison with re-
lated works.
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